Subject-Microprocessors

Sero-BoTech 5th Sero

Subject code-(As-4150)

Model

Answer

Section A

(ii) d

(ii) d (iii) d

(IV) OF, Set, resel-

(V) SIM, RIM

(VI) Universal Syncronous asyncronous Receiver Transmitter

(VII) CD Intel 8086

Vili) level

(X) (C) CS, DS, SS, ES

(X)(a)IF

Ans. 2 (a) Every instruction has opcode and operand. When any instruction is executed then first machine ayde is always opcode tetch ayde. Midoprocesson interprets the first begte it tetches as an opcode. When it decodes the code it knows that it is what operation should be performed. So midoprocesson decodes the co instruction code in first machine agter ayde and in next machine agter it performs the operation.

(2) E 9n 9085 microprocesses bower order address bus and data bus are multiple xed. Common lines are used for identifying the address or transferring the datas. These lines are used on time sharing basis. Multiplening makes the system compact. latch is connected with the bus APA-ADO. When ALE signal goes low, latch holds the lower contains the lower conder address and bus contains the data. So with the held help of latch address or remain same it does not change when lower order address pus contains the data. Latch is active Ion when at ALE signal is Low, it is

(2) (c) activated. It hold the address when ALE signal, is low. So when our carries the data, then address will be changed.

Ans. 200)

LXIH DOOOH

CXIB DIOOM

CXIB DIOOM

CDAX B

MOV D, A

MOV A, M

STAXB

MOV A, D

STAXH

HLT

LXIH DODM MOUAM LXID DOOM STA DOOM SIADOOM SIADOOM WALA

Unit-III & Ans. 3 (a) In 8085 microprocesses there are 5 types of interrupts TRAP, RST 7.5, RST 6.5, RST S.5, INTR. These are divided in to two types maskable and non maskable intellupt. The microphocesson can ignore on delay a maskable intersupt request if it is performing some critical tesk, however it has to respond to a non maskable request emmediately. Maskable interrupts are RST 7.5, RST 6.5 and RST 5.5 and INTR Non maskable intermpt is TRAP TRAP > 1) 8+ is independent of EI and DI 1 No enternal hardware as is required (3) hevel and Edge sensitive G) Gt is rectored interrupt. RST 7-5 > O St is controlled by EI
and DI 2) No external hardware 3) edge senséttire 9 vectored interrupt


RST 6.5 > 1 9+ is maskable interrupt.
2) 9+ is controlled by Ex and
anternal hardware
a level sensitive
(3) No extend sensitive level sensitive rectored interrupt.
RST 5.5 > D9+ is maskable intemper.
(3) No Oseferney rectitions
level sensitive
(5) in maskable interrupt.
TNTR DOL is maskable interrupt. (2) Ot is controlled by EI and DJ.
2) of is controlled by Est conditions 3) of is level sensitive 4) on vectored interrupt.
3) It is non vectored intellight.
(4) RS
St.
Anso 3(b) > CALL instructions are used
Ologseen Sequence 15 Transferred
from main program. For implementing the CALL instructions of heed 18 Tipo. JUMP instructions of heed 18 Tipo. JUMP instructions
tol miple of Ostates JUMP instructions
one used for executing the loop. It needs to T states. CALL instructions are

written in main plogram. It is used 2 for calling the subloutine. JUMP instructions are used for enearting the loop.

Ans. 3 (c) Counters are used primarily to keep track of events. time delays are important in setting up reasonably accurate timeing between two events. There are two approaches for using counters (1) Hardware (2) software In hardwere approach timer is used for this purpose like 8253/8254.

In Software approach by using instructions, time delay or trucking the event are introduced in the program.

In hardware of approach peoper control ward is used, which is stored in the control. word register of 8254 timer. En software approach register is used. A register is loaded oith appropriate number depending on the time delay required and then registers decremented butill it reaches Zero by ett setting up a loop with conditioned Jorn instructions, The loop causes the delay, depending up on the clock period of the system.



Example MVIB, OAH -> load registerB Loop: DCRC -> Decrement C

JNZ 100P - Jump back to decrement C

Unit-III

at different speeds therefore signals are encharged poser to data transfer between the frest responsing poser to data transfer between the frest responsing poser to data converters, These signals prienter and data converters, These signals prienter and heardshake eignal. The enchange are called heardshake eignal. The enchange of heardshake eignals prevent the MPU from westing over the previous data before a westing over the previous data before a peripheral has had a chance to accept it peripheral has had a time to send the peripheral has had a time to send the

Anso4(b) the senal I/o technique can be 3 used to send data over long distance through delephone lines, the bandaidth of telephone lines seinges from 300 Hz o 3300 HZ. The digital signed with rice me in usecod required a boundwidth of everal megah est2. Therefore data bits should e converted into audio tones. I modern is circult that branslates igital data into audio tone prequencies u transmission over the telephone lines nel converts audio frequencies into digital uta for reception. Computer can enchange formation over telephone lines by using no modern. mino phoseiral - Modern - Modern - Modern - Helephonelike [Miew of Benal Moder Moder Moder of telephone likes calling comparter (or a terminal) also men as and receiving computer through telephone lines.

In input mode two handshake signed 5 115 Council SIBF and one # INTR signal is Used.
Data input with handshake > 10 A perépheral strobes a data byte in the input port and informs the interfacing device by sending how STB' signal. DO 91 IBF input part is full, this message is conveyed to the peripheral by sending hard shake signal IBF input buffer full. 3 Data output with handshake O The MPV writes a byte into the output port of the programmable device by 2) The device informs the perpheral, by Sending handshake signal OBF, that a syste is on the way. byte perpheral acknowledges the byte 3) The perpheral acknowledges the byte sending control eighed WR. by sending back the Ack signal to (4) The deveice interrupts the MPV to ask for the next byte, or the MPU that the byte has been finds out that the byte has been acknowledged by the status check.

Anso4 (c) 8255 is a widely used phogramm. able, perallel I/O. Functions of 8255 A classified according to two modes. i) BSR (Bit set reset mode) I/O mode he BSR mode is used to set a reset he bits in part c. The I/O mote is lode 0, Mode I and Mode 2, all ports metion as simple =10 pients. Do Do D4 D3 Ilo, mode mode set Recet porte 1 Mode O Model Mode: Handshake 5/0 Bidirectional Simple I/o databus for for ports ber Part A and 01/3 A, B and C Perts either Port c Used fre in mode 0 heardshake Parta bits are used 401 handstake

In control word format an the position Dz it bit o is present BSR mode s selected it bit I is present then 0 is mode is selected. In I/O mode mode o control word format is De Ds D4 D3 D2 D, D0 PortA 0= Mode o (= Mode) Danode 1= I/P skmode 0=0/P Mode selection Port B Portc OO = Mode O 1 = IIP Upper 01 = Model 0 = dp 1=:31P 1 X = Mode 2 0=0/P this mode part A and B are used as two ple I10 ports and part c as two 4 ports. Each poit (or half port. can be grammed to function as simply on I/P t or output port. output are latched (2) Input are latched * Ports do not have houdshake on texupt - capability.

Anso4 (c) 8255 is a widely used phogramm. able, perallel I/O. Functions of 8255 A according to two modes. classified (i) BSR (Bit set reset mode) (2) I/O mode mode is used to set a reset The BSR in part c. The I/O mode is dévided into three modes de 0 Mode I and Mode 2, all ports the bits further Mode 0, as simple =10 picits. function Dy D6 Ds D4 D3 D2 D, D0 Ilo mode BSR mode Bitset Reset forporte Mode O Model Handshake 5/0 bor Port A and Mode Bidirectional databas for simple I/O for ports Perts either 01/3 port c used fre in mode 0 A, B and C heardshake Parta bits are used hand stake

Unit IV

5-ca) DALE - Address Latch enable -This output signal indicates the availability of the valid address on the address/data lanes and is connected to latch enable input of letch. This signal is active high. (11) READY - This is acknowledgement from the show device or memory that they have completed the data transfer. The signal made available by the demice is syncronize by the 8254 clock generator to plouise the seady imput to the 8086. This signal is acteure high.

Mis isaleurel triggered input.

111) INTR - Mis isaleurel triggered input. of any interrupt request is pending, the processes enters the internally marked by cycle. This can be internally marked by resetting the interrupt enable flag. (v) MMI - Non maskable interrupt - This is an edse triggered input which

is an edse triggered repeated of MMI is courses a type interrupt. The MMI is not masked internally by software. A not masked internally by software. A transition from 10m to high initiates the interrupt response at the end of the avent instruction. This input is nternally syncronized.

VERNELL AND VERLEY PRETTY OF THE PROPERTY OF T

Logical instruction set are AND, OR, XOR and AND: logical AND - This instruction bit by but ANDS the source operand that may be an Emonediate, a register on a memory location to the distination operand that may be legiste er a memoy location. 1. AND AX, 0008 H 2. AND AX, BX B. AND AX, [5000H] 0011 1111 0000 1111 = 3 POF AND 0000 0000 0000 1000 = 0008 H 48000 0000 0000 1000 = 0008 H OR: logic OR The OR instruction carries out the OR operation in the same way. 1. OR AX,0098 H 2. OR AX, OX = OFOFH 3. ORAX, [5000H] 0000 1111 1001 1000 = 0.058 H 00000 1111 0 0 0 0 0 0 0 0 0 1001 1111 - BROF H 0000 1111 XOR- The XOR operation is again cassied out in similar way to the AND and DR Operation. AX,0098H AX, P3X 1. XOR = 0 F O F H = 0098 H 2. XOR 1111 0000 11111 p080 10011000 0000 0 0 0 1111 10010111 = 0F97 M

Ans. 600) Push -> Push to stack: This Enstruction pushes the content of the specified resister/memory location on the stack. The stack pointer is decremented by 2, efter execution of the instruction, Hence the the two bytes contents of the operand n to the stack. The higher byte is pushed erst and then the lower byte Enample PUSH AX. @ PUSH DS (3) PUSH TSOOOH op) This instruction when executed, loads he specified let resister/ memory location with the content of the memory location of which old address is found using the current tack segment and stack pointer as usual. the stack pointer is incremented by 2. Example : POP AX POPDS POP [5000H]

AD15-AD0 local bus hold acknowledge cycles. state. These lines are active high and float to a tristate during interrupt acknowledge and T_2, T_3, T_w and T_4 . Here T_1, T_2, T_3, T_4 and T_w are the clock states of a machine cycle. T_w is a wait remains on the lines during T_1 state, while the data is available on the data bus during These are the time multiplexed memory I/O address and data lines. Address

operations, these lines are low. During memory or I/O operations, status information is available on those lines for T_2 , T_3 , T_w and T_4 . The status of the interrupt enable flag bit(displayed latches controlled by the ALE signal line S_6 is always low (logical). The address bits are separated from the status bits using These lines float to tri-state off (tristated) during the local bus hold acknowledge. The status which segment register is presently being used for memory accesses as shown in Table 1.1 on S_5) is updated at the beginning of each clock cycle. The S_4 and S_3 combinedly indicate During T₁, these are the most significant address lines for memory operations. During I/O A19/56, A18/55, A17/54, A16/53 These are the time multiplexed address and status lines

Table 1.1 Bus High Enable/status

Stack Code or none Data	1 0	H H C
Alternate Data	0,	0
Indications	S_3	S_4

ever a byte is to be transferred on the higher byte of the data bus. The status information is available during T_2 , T_3 and T_4 . The signal is active-low and is tristated during 'hold'. It is low BHE/S₇-Bus High Enable/Status The bus high enable signal is used to indicate the transfer of data over the higher order $(D_{15}-D_8)$ data bus as shown in Table 1.2. It goes low for the data during T_1 for the first pulse of the interrupt acknowledge cycle peripherals. BHE is low during T₁ for read, write and interrupt acknowledge cycles, whentransfers over D_{15} – D_8 and is used to derive chip selects of odd address memory bank or

Table 1.2

0 1	\overline{BHE}
0 1 0	A_0
whole word Upper byte from or to odd address. Lower byte from or to even address. None	Indication

a memory or I/O read operation. $\overline{\text{RD}}$ is active low and shows the state for T_2 , T_3 , T_w of any read cycle. The signal remains tristated during the 'hold acknowledge' RD-Read Read signal, when low, indicates the peripherals that the processor is performing

READY This is the acknowledgement from the slow devices or memory that they have com-8284A clock generator to provide ready input to the 8086. The signal is active high pleted the data transfer. The signal made available by the devices is synchronized by the

cycle of each instruction to determine the availability of the request. If any interrupt request INTR-Interrupt Request This is a level triggered input. This is sampled during the last clock

> masked by resetting the interrupt enable flag. This signal is active high and internally synis pending, the processor enters the interrupt acknowledge cycle. This can be internally chronized.

internally during each clock cycle on leading edge of clock. TEST This input is examined by a WAIT instruction. If the TEST input goes low, execution will continue, else, the processor remains in an idle state. The input is synchronized

the interrupt response at the end of the current instruction. This input is internally synchrorupt. The NMI is not maskable internally by software. A transition from low to high initiates NMI-Non-maskable Interrupt This is an edge-triggered input which causes a Type2 inter-

RESET This input causes the processor to terminate the current activity and start execution from FFFF0H. The signal is active high and must be active for at least four clock cycles. It restarts execution when the RESET returns low. RESET is also internally synchronised

control activity. Its an asymmetric square wave with 33% duty cycle. The range of frequency for different 8086 versions is from 5MHz to 10MHz. CLK-Clock Input The clock input provides the basic timing for processor operation and bus

Vcc +5V power supply for the operation of the internal circuit

GND ground for the internal circuit

MN/MX The logic level at this pin decides whether the processor is to operate in either minimum (single processor) or maximum (multiprocessor) mode.

The following pin functions are for the minimum mode operation of 8086

the CPU is having a memory operation. This line becomes active in the previous \mathbf{T}_4 and remains active till final \mathbf{T}_4 of the current cycle. It is tristated during local bus "hold it is low, it indicates the CPU is having an I/O operation, and when it is high, it indicates that M/I/O-Memory/IO This is a status line logically equivalent to \overline{S}_2 in maximum mode. When

rupt. It is active low during T_2 , T_3 and $T_{\rm w}$ of each interrupt acknowledge cycle cycles. In other words, when it goes low, it means that the processor has accepted the inter-INTA -Interrupt Acknowledge This signal is used as a read strobe for interrupt acknowledge

active high and is never tristated. on the address/data lines, and is connected to latch enable input of latches. This signal is ALE-Address Latch Enable This output signal indicates the availability of the valid address

to \overline{S}_1 in maximum mode. Its timing is the same as M/I/O. This is tristated during 'hold acknowledge? high and when the processor is receiving data, this signal is low. Logically, this is equivalent the transreceivers (bidirectional buffers). When the processor sends out data, this signal is DT/R-Data Transmit/Receive This output is used to decide the direction of data flow through

ris ated during 'hold acknowledge' cycle T_{4} red address/data signal. It is active from the middle of T_{2} until the middle of T_{4} . a Fnable This signal indicates the availability of valid data over the address/data is used to enable the transreceivers (bidirectional buffers) to separate the data from

synchre nized. low, it process process r floats the local bus and control lines. When the processor detects the HOLD line were the HLDA signal. HOLD is an asynchronous input, and it should be externally sk cycle after completing the current bus (instruction) cycle. At the same time, the r that another master is requesting the bus access. The processor, after receiving D LD \-Hold/Hold Acknowledge When the HOLD line goes high, it indicates to the equest, issues the hold acknowledge signal on HLDA pin, in the middle of the

release If th he ocal bus during T4 provided: DMA request is made while the CPU is performing a memory or I/O cycle, it will

er quest occurs on or before T₂ state of the current cycle.

e current cycle is not operating over the lower byte of a word (or operating on an odd

So fa 4. e current cycle is not the first acknowledge of an interrupt acknowledge sequence Lock instruction is not being executed

ollowing pin functions are applicable for maximum mode operation of 8086

have presented the pin descriptions of 8086 in minimum mode

The

during active unit g T_1 and T_2 of the current bus cycle. The status lines return to passive state carried but by the processor. These become active during T_4 of the previous cycle and remain 3 of the current bus cycle so that they may again become active for the next bus cycle o-5 atus Lines These are the status lines which reflect the type of operation, being

return \mathbb{T}_4 any change in these lines during \mathbb{T}_3 indicates the starting of a new cycle, and 0 p assive state indicates end of the bus cycle. These status lines are encoded in

S_2^-	S_1	\overline{S}_n	e 1.3 Indication
0	0	0	Interrupt Acknowledge
0	0	1	Read I/O port
0	1	0	Write I/O Port
0	. 1	1	Halt
1	0	0	Code Access
1	0	1	Read memory
1	1	0	Write memory
1	1	1	*

gaining instruction which requires the system bus, the LOCK prefix instruction ensures that other 'LOCK ats to tri-state off during "hold acknowledge". When the CPU is executing a critical the system bus, while the \overline{LOCK} signal is low. The \overline{LOCK} signal is activated by the prefix instruction and remains active until the completion of the next instruction This output pin indicates that other system bus masters will be prevented from

> executing the prefixed instruction, asserts the bus lock processors connected in the system will not gain the control of the bus. The 8086, while nected to an external bus controller. ignal output, which may be con-

queue. These are active during the CLK cycle after which the queue operation is performed These are encoded as shown in Table 1.4. QS1, QS0-Queue Status These lines give information about the status of the code-prefetch

Table 1.4

	Empty queue	1 0	
opcode from the queue	First byte of opcode r	1	0
	No operation	0	0


in 8086. This scheme is known as instruction pipelining. By prefetching the instruction, there is a considerable speeding up in instruction execution coded and executed and only after the execution of this in struction, the next one is fetched execution of the instructions. In 8085, an instruction (oplode and operand) is fetched, decan be prefetched from the memory and stored in the prefetch queue. This results in a faster tecture has a 6-byte instruction prefetch queue. Thus even the largest (6-bytes) instruction essor offers an added advantage of pipelined processing of the instructions. The 8086 archi-This modification in a simple fetch and execute archite ture of a conventional microproc-

at least two bytes of the queue are empty and the EU may be concurrently executing the updated after every byte is read from the queue but the fetch cycle is initiated by BIU only if second byte is then decoded in continuation with the first byte to decide the instruction wise, the next byte in the queue is treated as the second bate of the instruction opcode. The next bytes are treated as data bytes depending upon the decoded instruction length, otherlength and the number of subsequent bytes to be treated as instruction data. The queue is the instruction is of single opcode byte or double opcode by e. If it is single opcode byte, the broken for fetch operation. After decoding the first byte, the decoding circuit decides whether two bytes of the instruction queue are emptied. The instruction execution cycle is never queue is updated. The microprocessor does not perform the next fetch operation till at least decoding and interpretation, one byte in the queue becomes empty and subsequently the with data are fetched and arranged in the queue. When the first byte from the queue goes for second byte. But invariably the first byte of an instruction some instructions (one byte opcode instruction) and it is instructions (two byte long opcode instructions), the remaining part of opcode may lie in the bytes at a time, if the CS:IP address is even. The first by tion to bring one byte (the first byte) of instruction code, if the CS:IP address is odd or two to be started. Initially, the queue will be empty and the m croprocessor starts a fetch opera-At the starting the CS:IP is loaded with the required ad lress from which the execution is s an opcode. These opcodes along e is a complete opcode in case of part of opcode, in case of other

instruction. A similar procedure is repeated till the complete execution of the program. The main point to be noted here is, that the fetch operation of the next instruction is overlapped The next byte after the instruction is completed is again the first opcode byte of the next

8086/8088 Instruction Set and Assembler Directives 61

with the execution of the current instruction. As shown in the architecture, there are two separate units, nan ely, execution unit and bus interface unit. while the execution unit is fetching the bytes of the next instruction from memory, depending upon the queue status. busy in executing at instruction, after it is completely decoded, the bus interface unit may be Figure 1.6 explains the queue operation.



grant sequence is as follows: bus cycle. Each of the pins is bidirectional with $\overline{RQ}/\overline{CT}_0$ having higher priority than RQmum mode, to force the processor to release the local bus at the end of the processor's current RQ/GT o, RQ/GT, Request/Grant These pins are used by other local bus masters, in maxi- $\overline{\mathrm{GT}}_1.~\overline{\mathrm{RQ}}/\overline{\mathrm{GT}}$ pins I ave internal pull-up resistors and may be left unconnected. The request

A pulse one ε ock wide from another bus master requests the bus access to 8086.

During T_4 (current) or T_1 (next) clock cycle, a pulse one clock wide from 8086 to the requesting \mathbf{m} -ster, indicates that the 8086 has allowed the local bus to float and that it unit is likely to be disconnected from the local bus of the system. will enter the "hold acknowledge" state at next clock cycle. The CPU's bus interface

are active low. For the bus requests those are received while 8086 is performing memory or must be at least one dead clock cycle after each bus exchange. The request and grant pulses I/O cycle, the granting of the bus is governed by the rules as discussed in case of HOLD, and Thus each master to master exchange of the local bus is a sequence of 3 pulses. There A one clock w de pulse from the another master indicates to 8086 that the 'hold' request is about to end and the 8086 may regain control of the local bus at the next clock cycle

section, we will study some operational features of 80% based systems HLDA in minimum mode. Until now, we have described the architecture and pin configuration of 8086. In the next

> specified location, if a particular flag satisfies the condition In other words, using this type of instruction the control will be transferred to a particular

2.3.6 Unconditional Branch Instructions HWS o

next instruction) and CS onto the stack along with the flags and loads the CS and IP regiscoding formats. On execution, this instruction stores the incremented IP (i.e. address of the comes under unconditional branch instructions and can be described as shown with the spectively called as intrasegment and intersegment addressing modes. This instruction other segment (Far CALL, i.e anywhere outside the segment). The modes for them are rewhether it is available in the same segment (Near CALL, i.e $\pm 32 \mathrm{K}$ displacement) or in aning upon the addressing mode. There are again two types of procedures depending upon with subroutine. The address of the procedure may be specified directly or indirectly depend-In case of assembly language programming, the term procedure is used interchangeably CALL: Unconditional Call This instruction is used to call a subroutine from a main program ters, respectively, with the segment and offset addresses of the procedure to be called

Indirect Far	Direct Far	Indirect Near	Direct Near
$egin{bmatrix} D_7 & D_0 \\ \hline OPCODE \end{bmatrix}$	OPCODE	OPCODE	D_7 D_0 $OPCODE$
D_7 D_0 OPCODE	OFFSET	OPCODE D. D.	$egin{array}{ccc} egin{array}{ccc} egin{array}{cccc} egin{array}{cccc} egin{array}{ccc} egin{array}{ccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{ccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{ccccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{ccccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{ccccc} egin{array}{cccc} egin{array}{ccccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{cccc} egin{array}{ccc$
	LB HB SEGMENT	\mathbf{D}_7 $\mathbf{D}_0 \mathbf{D}_7$ \mathbf{D}_0	D_7 D_0 DISP.HB

stored content of IP and CS along with flags are retrieved into the CS, IP and flag registers of the procedure, the RET instruction must be executed. When it is executed, the previously struction is pushed onto stack, before the control is transferred to the procedure. At the end to IP and CS at the time of return. While in case of a NEAR procedure, it points to only IP. be a near or a far procedure. In case of a FAR procedure, the current contents of SP points from the stack and the execution of the main program continues further. The procedure may RET: Return from the Procedure At each CALL instruction, the IP and CS of the next in-Depending upon the type of procedure and the SP contents, the RET instruction is of four

1. Return within segment

Return within segment adding 16-bit immediate displacement to the SP contents.

Return intersegment

Return intersegment adding 16-bit immediate displacement to the SP contents.

ment address. In other words, the multiplication of type N by 4 (offset) points to a memory will be taken from the hexadecimal multiplication (N×4) as offset address and 0000 as seg $ext{TYPE}$ byte N is multiplied by 4 and the contents of IP and CS of the interrupt service routine corresponding to the types from 00H to FFH. When an INT N instruction is executed , the INT N: Interrupt Type N In the interrupt structure of 8086/8088, 256 interrupts are defined block in 0000 segment, which contains the IP and CS values of the interrupt service routine. For the execution of this instruction, the IF must be enabled.

Example 2.40

Thus the instruction INT 20H will find out the address of the interrupt service routine as follows:

Pointer to IP and CS of the ISR is 0000: 0080 H

Figure 2.12 shows the arrangement of CS and IP addresses of the ISR in the interrupt vector table.




Fig. 2.12 Contents of IVT

INTO: Interrupt on Overflow This is executed, when the overflow flag OF is set. The new contents of IP and CS are taken from the address 0000:0000 as explained in INT type instruction. This is equivalent to a Type 4 interrupt instruction.

JMP: Unconditional Jump This instruction unconditionally transfers the control of execution to the specified address using an 8-bit or 16-bit displacement (intrasegment relative, short or long) or CS: IP (intersegment direct far). No flags are affected by this instruction. Corresponding to the three methods of specifying jump addresses, the JUMP instruction has the following three formats.

JUMP DISP 8-bit	Intrasegment, relative, near jump
JUMP DISP.16-bit (LB) DISP.16-bit (UB)	Intrasegment, relative, Far jump
	Intersegment, direct, jump
JUMP IP(LB) IP(UB) CS(LB) CS(UB)	

IRET: Return from ISR When an interrupt service routine is to be called, before transferring control to it, the IP, CS and flag register are stored on to the stack to indicate the location from where the execution is to be continued, after the ISR is executed. So, at the end of each ISR, when IRET is executed, the values of IP, CS and flags are retrieved from the stack to continue the execution of the main program. The stack is modified accordingly.

LOOP: Loop Unconditionally This instruction executes the part of the program from the label or address specified in the instruction up to the loop instruction, CX number of times. The following sequence explains the execution. At each iteration, CX is decremented auto-